{"payload":{"header_redesign_enabled":false,"results":[{"id":"220449772","archived":false,"color":"#555555","followers":3631,"has_funding_file":false,"hl_name":"open-sdr/openwifi","hl_trunc_description":"open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software","language":"C","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":220449772,"name":"openwifi","owner_id":57527287,"owner_login":"open-sdr","updated_at":"2024-04-04T14:18:22.102Z","has_issues":true}},"sponsorable":false,"topics":["linux","fpga","zynq","hls","hardware","wifi","verilog","xilinx","sdr","analog-devices","ieee80211","xilinx-fpga","dma","software-defined-radio","ofdm","csma","ad9361","802-11","mac80211","openwifi"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false},{"id":"226045135","archived":false,"color":"#b2b7f8","followers":639,"has_funding_file":false,"hl_name":"open-sdr/openwifi-hw","hl_trunc_description":"open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":226045135,"name":"openwifi-hw","owner_id":57527287,"owner_login":"open-sdr","updated_at":"2023-12-06T08:00:00.177Z","has_issues":true}},"sponsorable":false,"topics":["linux","fpga","zynq","hls","hardware","vhdl","rtl","verilog","xilinx","sdr","wi-fi","analog-devices","ieee80211","dma","software-defined-radio","ofdm","csma","ad9361","mac80211"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":96,"errors":[],"result_count":2,"facets":[{"kind":"FACET_KIND_LANGUAGE","entries":[{"name":"C","language_color":"#555555","query":"language:C"},{"name":"Verilog","language_color":"#b2b7f8","query":"language:Verilog"}]}],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Dtopic%253Averilog%2Borg%253Aopen-sdr%2Bfork%253Atrue%26type%3Drepositories","metadata":null,"csrf_tokens":{"/open-sdr/openwifi/star":{"post":"w3JXmWJhkxeybDdmDqSXr_3ghUmuTdO82rhxWd8du4nl6GfZzN-8WnLKS2YK-TxpGauwMOeN17jpG-TcgZNcAg"},"/open-sdr/openwifi/unstar":{"post":"O4G5P66iJrXWlgYG9llBd2gfHzRoTsNu1bukWmopBXdryDHycAPt2f2xpZ9FWbk9N_Boc2FvV6stNH4wvOGsDA"},"/open-sdr/openwifi-hw/star":{"post":"iteNGRhD4dELs90pylzriuyNrJTvx6PSWLoNIN_M09oz39LXrewKDrRfERvkzM-yOL2XWSgqeIUaU-Lsb9wgEA"},"/open-sdr/openwifi-hw/unstar":{"post":"D59P9uhINu8PV-vuTzbYqRkOXqKLtgHwWCMwgNj37KvRwUAU2AjGCueDJTOpV7jnyOnfTUduq2f0ArC3K2lBtA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"ttMORn27xTjaCLLHoWup6NqyRwCM1jq0EGkhDf3b2exss6RCxPxUdP2A0-ZlGgWkU-vKoyPBpgPNn6gactVJVA"}}},"title":"Repository search results"}